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Abstract—Conventional bulk CMOS, which is arguably most 
vulnerable to statistical variability, has been the workhorse of the 
electronic industry for more than three decades. In this paper, 
the dependence of the statistical variability of key figures of merit 
on gate geometry, temperature and body bias in 25nm 
gate-length MOSFETs, representative for the 20nm CMOS 
technology generation, are systematically investigated using 3D 
statistical simulations. The impact of all relevant sources of 
statistical variability is taken into account. The geometry 
dependence of the threshold voltage dispersion (and indeed the 
dispersion of other key transistor figures of merit) does not 
necessarily follow the Pelgrom’s law due to the complex 
non-uniform channel doping and the interplay of different 
statistical-variability sources. The DIBL variation for example 
follows a log-normal distribution. The temperature significantly 
affects the magnitudes of threshold-voltage, sub-threshold slope, 
on/off currents and the corresponding statistical distributions. 
Reverse body bias increases the threshold voltage and its 
fluctuation while forward body bias reduces both of them. 
 
Index Terms—body bias, CMOS, channel width, gate length, 
temperature, variability 
I. INTRODUCTION 
ONVENTIONAL bulk complementary metal oxide 
semiconductor (CMOS) field-effect transistors 
(MOSFETs)  have undergone a relentless down-scaling, 
driven by the demand for ever increasing functionality of the 
corresponding circuits and systems, and the constant pressure 
for reducing the cost per function. Controlling the 
short-channel effect, increasing the performance and reducing 
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the power dissipation, have become key challenges on the 
trajectory of scaling bulk transistors to nano-scale regime. 
Break-through innovations including the introduction of strain 
at 90nm [1] and the integration of high-κ/metal gate to 45nm  
[2] have kept the bulk MOSFET scaling on track but at 
increasing technology development cost.  
However, statistical parameter variations are becoming 
insurmountable challenge of the bulk CMOS technology 
[3][4], adversely affecting device integration and SRAM yield 
[5], and causing excess leakage and timing margin loss 
[5]-[10]. The main statistical variability (SV) sources 
including random discrete dopants (RDD) [11], line edge 
roughness (LER) [12], polysilicon (PSG) [13] and metal gate 
granularity (MGG) [4] are well identified and investigated by 
means of 3D device simulations and experimental data 
analysis. The ever increasing doping, deployed to combat 
short channel effects, dominates the statistical variability in 
bulk MOSFETs which is reaching already critical levels at 28 
nm CMOS technology [14]. As a result in its 22nm technology 
generation Intel introduced the novel ‘tri-gate’ FinFET 
architecture [15] that has superior electrostatic integrity, 
tolerates low channel doping and has the potential to reduce 
significantly the statistical variability [16]. Fully-depleted 
(FD) planar SOI transistors are also introduced by ST at 28nm 
CMOS [17] to reduce the statistical variability. Many 
technology providers, however, continue to rely on 
conventional bulk transistors at the 20 nm CMOS technology 
generation planed for early introduction in 2013 [18].  
Bearing in mind that the statistical variability can be 
reliably measured only in mature technologies, in this paper 
we deploy comprehensive 3D device simulations in order to 
provide early but accurate information for the level of 
statistical variability in the forthcoming bulk 20 nm CMOS 
technology.  This is based on meticulous validation of our 
simulation technology in respect of 45/40 nm [19] and 
32/28-nm technology [14]. This paper also goes beyond most 
of the previously published simulation and measurement 
results, reporting a systematic study on the impact of 
geometry, substrate bias and temperature on the statistical 
variability of carefully designed ‘template’ 25 nm gate-length 
MOSFETs meeting the specifications of 20 nm CMOS. 
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Section II of the paper describes the design of the 25nm 
gate length template transistor. The simulation methodology is 
outlined in Section III. The generic variability results 
highlighting the relative importance of the different variability 
sources are presented in Section IV. The geometry, 
temperature and back bias dependence of the statistical 
variability are reports in Sections V, VI and VII respectively 
before drawing the conclusions in Section VIII. 
II. THE 20NM CMOS TEMPLATE TRANSISTOR DESIGN 
The performance and leakage requirements and the related 
control of short-channel effects, have been in the past the 
premier targets when moving to a new CMOS technology 
generation. However, managing the device variability 
becomes a critical issue in sub 65 nm technology generations 
[20]. Statistical variability, introduced by the discreteness of 
charge and granularity of matter, has become a major concern. 
This has focused the attention on managing (and perhaps 
reducing) to certain degree the bulk MOSFET statistical 
variability through variability-aware device design. The 
template transistor, which has been used for this investigation 
has been designed to meet the performance and leakage 
prescriptions for the 20nm CMOS technology generation [21], 
keeping simultaneously the statistical variability low. 
Relatively simple but efficient process simulation engine [22] 
embedded in the GSS 3D ‘atomistic’ simulator GARAND 
[23] is used in the device design. Selected electrical 
characteristics and device parameters are given in Table 1.  
The variability-aware design reflects two major 
considerations. 1) For bulk MOSFETs there is a strong 
correlation between the doping concentration close to the 
interface and the RDD induced statistical variability. 
Implementing retrograde vertical doping profile reduces the 
impact of random dopant. Careful design of the halo (pocket) 
doping profile can enable more aggressive retrograde doping 
profile without significantly compromising the RDD 
variability. However with the reduction of the channel length 
the overlapping halo region can dramatically increase channel 
doping and the corresponding statistical variability. This is 
illustrated in Fig. 1 with channel doping profiles for different 
gate-lengths. 2) Achieving a gradual threshold-voltage roll off 
around the nominal channel length of 25 nm mitigates the 
LER induced statistical variability [14]. The threshold voltage 
roll-off achieved in the template transistor is reported in 
Figure 2. 
 
TABLE 1: 25-NM GATE-LENGTH CMOS TEMPLATE DEVICE PARAMETERS AND 
CHARACTERISTICS. 
LG (nm) 25 
EOT (nm) 0.85 
NCH (×1018cm-3) ~5.0 
VDD (V) 1.0 
IDSAT (mA/µm) [N/P] 1.35/0.99 
IEFF (mA/µm) [N/P] 0.765/0.543 
IOFF (nA/µm) [N/P] 89/106 
DIBL (mV/V) [N/P] 100/125 
High-κ/TiN is adopted for gate stack. Although TiN is a 
mid band-gap metal, appropriate work-functions (WF) are 
assumed when adjusting the threshold voltage and the 
corresponding leakage [24]. The tensile/compressive 
engineering is assumed for the n- and p- channel MOSFETs to 
achieve the desirable performance. At leakage current of IOFF 
~100nA/µm , the corresponding saturation current is IDSAT 
~1.35mA/µm for n-channel and IDSAT ~0.99mA/µm  for the 
p-channel transistors. The effective drive currents  (IEFF) [25] 
are 0.765 mA/µm and 0.543 mA/µm respectively.  
 
Figure 1. The net doping profiles for different gate-lengths in NMOS. The 
channel doping concentration increases due to the tilted high halo (pocket) 
doping overlapping.  
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Figure 2. The device transfer characteristics (a) and threshold-voltage roll-off 
characteristics (b). 
III. SIMULATION METHODOLOGY 
 GARAND is also used in this study for the simulation of 
the statistical variability associated with the individual and 
combined variability sources. The simulator is meticulously 
calibrated and validated in respect of statistical variability 
simulations and measurements at 45/40 nm [19], and at 32/28 
nm technology generations [14]. It has been demonstrated that 
that RDD, LER and MGG are major statistical variability 
sources in 32/28nm high-k/metal gate bulk CMOS technology. 
The resolution of the individual discrete dopants in the RDF 
simulations employs fine meshing in conjunction with density 
gradient quantum corrections in resolving accurately the 
impact of each individual dopant. This prevents artificial 
charge trapping in the sharply resolved Coulomb wells of the 
ionised dopants and avoids acute mesh-spacing sensitivity 
[26].  Gate LER is introduced statistically using the power 
spectrum of a Gaussian autocorrelation function [12] and is 
parameterized by its correlation length of 30-nm and RMS of 
1.33-nm. The metal gate granularity MGG has become 
important source of statistical variability. High temperature 
annealing and dopant activation in metal gate first technology 
result in poly-crystallization of the metal gate. Metal grains 
with different crystallographic orientation have different 
Accepted version, IEEE Transactions on Electron Devices, vol.60 no.5, pp.1547-1554, May 2013 
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atomic densities at the interface with the gate oxide and 
therefore different workfunctions. The MGG induced 
work-function variation has been introduced realistically using 
the simulation technology described in details in [4]. In this 
work, TiN was used as metal gate material with two dominant 
random grain orientations occurring with a probability of 40% 
and 60% and with a WF difference of 0.2V. The adopted 
average grain diameter is 6-nm according to [14]. Statistical 
3D simulations have been carried out using individual and 
combined variability sources at different geometries, 
temperature, and substrate bias conditions. Ensembles of 1000 
microscopically different transistors were simulated to allow 
accurate evaluation of the corresponding statistical 
distributions. Fig. 3 illustrates an example of a 
three-dimensional simulation domain, showing the combined 
effects of RDD, LER and MGG on the potential and carrier 
concentration distributions in one ‘random’ transistor.  
 
Figure 3. The 3D view of an ‘atomistic’ bulk planar device, showing electron 
density. It demonstrates the major statistical variability sources including 
RDD, LER, and MGG. The gate length and channel width both are 25-nm. 
The colour bar is in the logarithm scale. 
IV. STATISTICAL VARIABILITY 
Fig. 4 illustrates the impact of the individual and combined 
sources of statistical variability on the threshold voltage 
standard deviation σVT of the simulated ‘template’ transistors. 
It is clear that RDD remain the dominant statistical variability 
source in 20nm CMOS technology. The corresponding σVT of 
the n-channel and p-channel MOSFETs are very similar, close 
to 60-mV and 54-mV at high and low drain-biases 
respectively. The gate LER induced σVT is 23 mV for 
nMOSFET and 27 mV for pMOSFET at high drain-bias. The 
larger LER induced variability in the pMOSFET is related to 
the steeper VT roll off illustrated in Figure 2 due to the deeper 
p-n junctions associated with faster boron diffusion [27]. Both 
LER and RDD show drain-bias dependence of σVT. The 
MGG, which is expected to be present in metal gate first 
technology, in general has stronger impact on σVT compared 
to LER. The corresponding combined statistical variability in 
the pMOSFET is larger than in nMOSFET due to slightly 
increased doping and worsened short-channel effects. It might 
be possible to achieve amorphous metal gate by limiting or 
avoiding all together the high-temperature thermal processing 
that results in metal poly-crystallization. and therefore to 
eliminate the MGG as a source of statistical variability. This 
will result in overall reduction of the total variability in both 
the nMOSFET and pMOSFET by approximately 7-8mV. In 
contrast, FinFETs and FD SOI transistorts tolerate low 
channel doping, practically eliminating the RDD effects, and 
dramatically reducing the statistical variability [16][17]. 
 
Figure 4. The comparison of individual variability source induced 
threshold-voltage fluctuations in CMOS devices with square gate-area (W= 
LG=25nm).  
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Figure 5. The correlations between figures of merit of 25nm gate-length 
NMOS (down-left) and PMOS (up-right) due to combined variability sources. 
 
The correlations between the key transistor figures of merit are 
illustrated in Figure 5. VT, IOFF (in logarithm scale), and ION are 
closely correlated. The correlation coefficient between VT and 
Log(IOFF) is approximately 0.99, and the coefficient between 
VT and ION is approximately 0.92. Despite the fact that the 
drift-diffusion simulation does not include ionized impurity 
scattering variations and underestimate ION variations [28], the 
σVT scattering cannot completely describe the ION variation 
behavior. This is mainly because of transport variation due to 
dopants induced current percolation paths [29], and 
source/drain resistance variation due to the dopant number 
variation in the extensions [30] [31]. The threshold-voltage 
fluctuation also cannot fully represent the sub-threshold 
variation, as demonstrated in Figure 5. The correlation 
coefficient between drain-induced barrier lowering (DIBL) 
and threshold voltage is less than 0.5.  
An insight in the DIBL variability and its de-correlation 
with the threshold voltage is provided in Fig. 6(a) by selecting 
as an example the ‘atomistic’ transistor with the largest DIBL 
illustrated. In this device the drain side of the channel has 
larger amount of acceptors and is under a metal grain with 
high work function. At high drain bias the channel potential 
near the drain is lowered by the drain potential, removing the 
influence of dopants and the grain close to the drain as 
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illustrated in Fig. 6(b) and resulting in low threshold voltage 
controlled by the dopants and the grains near the source end of 
the channel. At low drain bias however the device has large 
threshold voltage determined by the dopants crowding and the 
unfavorable work function near the drain. On the contrary, in 
the small DIBL cases, the dopants crowding and and/or the 
grains with unfavorable work function are at the source side.  
    
(a)          (b) 
Figure 6. (a) Detailed observations on the NMOS device with the largest 
DIBL. The top slice shows the channel potential. The bottom shows the 
electron density. Blue dots indicate acceptors. H/L indicates the metal grain 
with high/low work-function (WF). (b) The schematic view of large DIBL 
mechanism caused by dopants and/or work-function variation in atomistic 
devices. 
V. GEOMETRY DEPENDENCE 
A. Gate Length 
The threshold-voltage fluctuations at both high and low 
drain bias substantially increase with the reduction of the 
gate-length, as shown in Fig. 7. However this dependence 
does not follow the Pelgrom’s law [32] according to which 
σVT at identical channel width should be inversely 
proportional to square root of channel-length. Indeed the inset 
of Fig. 7 shows a marked increase in the mismatch coefficient 
(AVT) with the reduction of the channel length. Here we use 
the following definition of AVT: σVT = AVT / LW . This 
behavior is consistent with previous measurements and 
characterization [33][34][35][36] and is related to the presence 
of halo implants. The tilted halo implantations from source 
and drain sides overlap in the channel below the gate with the 
reduction of the gate-length beyond 50nm, which leads to 
increase in channel doping and AVT. For example at high drain 
bias AVT is 1.80 for NMOS and 1.87-mV⋅µm for PMOS at 
LG=25nm instead of the 1.5-mV⋅µm flat value at LG>50nm.  
Fig. 8 illustrated the DIBL distribution in the nMOSFET on 
a logarithmic scale indicating close to log-normal distribution, 
which is consistent with the observation in the experimental 
measurement [37]. The average values of the distributions and 
the spread are reduced with the increase in the gate length. As 
discussed in section IV the variation in the VT difference at 
high and low drain-bias is associated with the asymmetry of 
the random dopant distribution and the metal grain 
workfunction distribution along the channel.  
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Figure 7. The gate-length dependence of threshold-voltage fluctuation. The 
channel width is fixed at 25-nm.  
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Figure 8. The Q-Q plots of DIBL for different gate-length n-channel 
MOSFETs. DIBL has log-normal distribution. The threshold-voltage is 
determined by fixed subthreshold current. 
B. Channel Width 
The channel width dependence of σVT for transistors with 
25 nm gate length is illustrated in Figure 9. Again the width 
dependence shows a marked departure from the Pelgrom’s 
law. At a constant channel length the mismatch coefficient 
AVT gradually increases with the increase of the channel 
width. The increase in AVT is stronger pronounced at high 
drain voltage.  
To understand the reasons for the departure from the 
Pelgrom’s law when considering the width dependence of σVT 
we have studied the contributions of the individual SV 
sources, RDD, LER and MGG to the channel width 
dependence. Figure 10 illustrated the width dependence of 
σVT for each of the above SV sources. The expected from the 
Pelgrom’s law AVT / W  dependence is fitted to the 
corresponding 25nm σVT and also plotted in the same figure. 
For both RDD or MGG the width dependence accurately 
follows the Pelgrom’s low.  However in the case of LER σVT 
decreases slower than expected [38], and at large channel 
width starts to overtake MGG induced σVT. Therefore the 
LER width dependence is responsible for the observed in 
Figure 9 upward trend of AVT with increasing channel width. 
The width dependence of LER induced σVT is virtually 
independent on LER rms but depends on the LER correlation 
length. Moreover, fringing effects from shallow trench 
isolation at width ends will additionally modify the width 
dependence [39]. 
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Figure 9. The channel-width dependence of threshold-voltage fluctuation. The 
devices is without STI at width end. The gate length is fixed at 25-nm. 
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Figure 10. The width dependence of threshold voltage variations induced by 
individual variability sources. LER induced σVT can be fitted by power 
function of width with index -0.25. NMOS, Vd=1.0V. 
 
It is important to note that in extremely scaled bulk 
MOSFETs both the channel length and the channel width 
dependence of σVT strongly deviates from the Pelgrom’s law. 
The implications are twofold. Firstly special attention is 
needed in order to properly capture the channel length and 
width dependences when measuring and characterizing the 
mismatch in the corresponding technology generations. 
Secondly, more sophisticated statistical compact model 
extraction and generation techniques are needed in order to 
accurately capture the geometry dependence of the statistical 
variability in compact models and the corresponding process 
design kits (PDKs). 
VI. TEMPERATURE DEPENDENCE 
The lattice temperature dependence of the statistical 
variability is investigated in this section. Environmental 
temperature and self heating related to operation conditions 
can lead to global or local changes in the silicon lattice 
temperature. Statistical variability simulations for the template 
transistors were carried out for lattice temperatures of 219K, 
246K, 273K, 300K and 327K. Fig. 11(a) illustrates the 
simulated statistical ID-VG characteristics at two different 
temperatures. As expected, for each atomistic device the ID-VG 
characteristics for the two different temperatures crossovers at 
certain gate-voltage above the threshold-voltage, however the 
crossover point is different for each individual atomistic 
device. The increase in the temperature degrades the device 
performance reducing simultaneously VT and ION, and 
increasing IOFF. The scatter plots of ION and IOFF in Fig. 11(b) 
show the impact of the temperature on the statistical 
performance of the simulated ensemble nMOSFETs.  
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(a)            (b) 
Figure 11. (a) The ID-VG characteristics at different temperatures in devices 
with W=LG=25nm, showing they cross over at certain gate voltage for each 
device. (b) The scatter plots of ION and IOFF at different temperatures. 
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(a)            (b) 
Figure 12. The temperature dependence of the average values of figures of 
merit (a), and the temperature dependence of the standard deviations of 
figures of merit (b), at high/low drain bias for NMOS and PMOS with 
W=LG=25nm. 
 
The dependence of the averages and the standard deviations 
of key transistor figures of merit are plotted in Fig. 12 (a,b) as 
a function of the temperature. The average threshold-voltage 
<VT> linearly decreases with the temperature as expected 
[40][41], with slopes 0.55/0.72-mV/K at high drain-bias, 
0.50/0.58-mV/K at low drain-bias for NMOS/PMOS 
respectively. The average subthreshold slope (<SS>) almost 
linearly increases with temperature. The <IOFF> increases due 
to decrease in <VT> and increase in <SS>. However, σVT 
remains nearly constant with temperature. Simultaneously σSS 
increases with the increase in temperature, and both σIOFF and 
σION decrease with the increase of the temperature.  
The gate-voltage crossover point in ID-VG characteristics at 
different temperatures exhibits fluctuation from device to 
device as well. As the scatter plot for crossover gate-voltages 
and the corresponding threshold voltage at high/low drain 
biases is shown in Figure 13. There is a strong correlation 
between the two with correlation coefficient as high as 0.97.  
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Figure 13. The correlation between gate-voltages of crossover points with 
threshold-voltages. 
VII. BODY BIAS DEPENDENCE 
Applying body bias (VBB) is a common practice in circuits 
for a performance boost or for leakage control. In this section, 
the interplay between body bias effect and statistical 
variability has been investigated. Reverse body bias can 
increase threshold-voltage simultaneously reducing leakage 
and drive current while forward bias reduces the threshold 
voltage simultaneously increasing leakage and drive current. 
This is illustrated in Fig. 14(a) for the statistical ensemble of 
nMOSFETs. The VT at different body biases shows strong 
correlation with zero body bias VT but with different slopes as 
shown in scatter plots on Fig. 14(b). 
0.6 0.8 1 1.2 1.4 1.6 1.8 2ION (mA/µm)
10-10
10-9
10-8
10-7
10-6
10-5
10-4
I O
FF
 (A
/µ
m)
Vbb=-0.5V
0.0V
0.5V
-0.6 -0.4 -0.2 0 0.2 0.4 0.6VT (V)
-0.4
-0.2
0
0.2
0.4
V T
 (V
), w
ith
 V
bb
Vbb=-0.5V, Vd=1.0V
Vbb=0.5V, Vd=1.0V
Vbb=-0.5V, Vd=0.05V
Vbb=0.5V, Vd=0.05V
V T
 (V
), w
ith
 V
bb
Vbb=0.5V, Vd=-1.0V
Vbb=-0.5V, Vd=-1.0V
Vbb=0.5V, Vd=-0.05V
Vbb=-0.5V, Vd=-0.05V
NMOS
PMOS
 
(a)            (b) 
Figure 14. (a) The scatter plots of Ion and Ioff at different body biasing (Vbb). 
Vd=1.0V, NMOS. (b) The correlation of threshold-voltages at different body 
biasing. 
The threshold-voltage average values and standard 
deviations in the nMOSFET are monotonically reduced when 
sweeping the body bias from negative to positive values as 
shown in Fig. 15. From the inset of Fig. 15(b) is clear that the 
forward bias reduces the depletion width in the channel 
region, leading to early inversion and reduced 
threshold-voltage while the reverse body bias increases the 
gate depletion width and the threshold voltage. 
The physical cause for larger threshold-voltage fluctuation 
at reverse bias compared to forward bias conditions is 
probably mainly due to the enhanced RDD impact from the 
increased bulk depletion region. Moreover, with the reverse 
body bias the increase of the source/drain junction depletion 
width reduces the effective channel-length and weakens the 
gate-control over the channel as shown in Fig. 16(a). LER 
variability is also increased with the application of negative 
body bias due to increased channel length sensitivity of the 
threshold voltage as illustrated in Fig. 16(b).   
 
(a)            (b) 
Figure 15. The dependence of the average values (a) and standard deviations 
(b) of threshold-voltage on body biasing in the devices with W=LG=25nm. 
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(a)           (b) 
Figure 16. (a) Lateral potential profiles over source/drain p-n junctions in 
NMOS, change with body biasing. (b) The threshold-voltage roll-off 
characteristics change with body biasing in NMOS. 
VIII. CONCLUSION 
This paper presents the most comprehensive simulation 
study of statistical variability and its dependence on geometry, 
temperature and body bias in 20nm bulk planar CMOS 
technology. Reduction of the statistical variability can be 
achieved through variability-aware device design. The 
geometrical dependence of the statistical variability deviates 
from traditional Pelgrom’s rule due to complex doping 
profiles, and due to different properties of statistical variability 
sources. The DIBL follows log-normal distribution and is 
physically analyzed. The temperature shows strong impact on 
the transistor figures of merit and their variability. Depending 
on its polarity the body bias can greatly affect performance 
and statistical variability. All of the revealed dependences 
have to be carefully considered when characterizing the 
statistical variability and when incorporating statistical 
variability in compact models and corresponding PDKs. 
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